To provide a better understanding of physical -;sign algorithms and the underlying circuit architecture they are targeting, we need to exercise the algorithms and architectures with many benchmark circuits. The lack of existing benchmarks makes us consider the automatic generation of netlists.
INTRODUCTION
There are two primary motivations for the automatic generation of benchmark netlists.
The first motivation is that there are simply not enough benchmark circuits available, or not enough at a given density range. With the exception of the recent efforts such as the ISPD98 partitioning benchmarks from Charles Alpert at IBM [l] , the major drawback of public-domain benchmarks is that they lag industry by multiple orders of magnitude in numbers of gates. ASIC designs can use over 5M gates, next-generation programmable logic designs up to 1M gates. Most public domain benchmarks for partitioning, placement, routing and programmable-logic architecture design (e.g. [2] ) range from 100 to 2000 4-input LUTs, or less than 10K gates. Neither logic nor algorithms scale well enough for experimentation at small density to be directly applicable to larger density problems. Even within industry, there is a fundamental problem in that new algorithms and architectures must be defined and evaluated a full design-cycle before there are any true benchmarks at the next-generation density range.
The second motivation for automatic generation of benchmarks is to improve the statistical validity of tests that we can perform on a limited number of circuits. Since algorithms for NP-hard problems are always heuristic, they can exhibit varied performance under only slightly different circumstances. Thus, it is advantageous for us to have multiple circuits which are similar enough to group in the same class, yet different enough There have been several previous attempts at generating automatic benchmark circuits. Hutton et. al. [4, 5, 6, 7] have described methods and a tool for generating circuits subject to a number of statistical properties about the physical nature of the circuit. This can be done either by extracting the parameterization from a seed circuit, or by random selection of the properties from defaults extrapolated from a collection of benchmarks. Darnauer and Dai [8] generated circuits by recursive decomposition, using Rent's Rule [9, 10] as a basic paradigm. In both these approaches, the user is able to generate circuits of virtually any size, without an existing seed circuit, but the correspondence of the circuits to reality diverges as the size grows. Iwama and Hino [ l l ] , Kapur et. al. [12], Ghosh et. al. 113, 141 and Harlow and Brglez [15] have addressed the "mutation" of initial circuits using various transformation rules in order to effect a circuit with similar overall structure but differing local connectivity.
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One of the reasons that heuristic algorithms work well in practice is that 'Yea1 netlist graphs" exhibit fundamental restrictions on simple graph-theoretic properties such as fanout, distance on paths and the location of sequential elements (flipflops) in the netlist. In order to do valid experimentation it is thus important to capture these properties in the circuits we use for benchmarks.
In this paper, we formally define equivalence classes of circuits based upon purely physical netlist characteristics: fanout of nodes, path-length, the relative location of nodes on paths through the design, and the length of edges induced by these locations. When an equivalence class is based on the extracted characteristics of an existing seed benchmark circuit, we call the artificially generated members of the same class "clone-circuits" of the original. The work reported on in this paper formalizes and builds upon previous work [4, 5, 6, 7] in which we created two tools: CIRC, a tool to analyze netlists and extract the properties of interest, and GEN, a tool to generate a new circuit given a set of properties. In the previous work we used pairwise comparison of clone circuits to validate the generation tool, but did not make formal definitions of clones or analyze the behaviour of equivalence classes induced by clones.
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In a companion paper [16] , we will outline a methodology for the evaluation of competing heuristic algorithms for physical design using clone circuits. We will apply the methodology to several different problems and comment on practical experience doing so for these and other issues requiring benchmarks, such as the design of programmable llogic architectures. In doing so we will make conclusions as 1.0 where clone circuits can and cannot be used effectively.
EQUIVALENCE CLASSES
The purpose of the benchmarks we are generating is to analyze the performance of physical design algorithms and the interconnection networks of programmable-logic architectures. Thus, our circuit parameterization is based on purely physical graph-theoretic properties of the netlist: node types, connectivity and path-lengths, as opposed to functional properties such as "this is a multiplier."
We will assume that all netlists under discussion are synchronous designs with no bndirectional pins. Nodes in the netlist N consist of primary inputs (PI), primary outputs (PO), 4-input lookup tables (LUT) and ID-type flip-flops (DFF) gated by a single global clock called klock' and no other secondary signals. The fanin and fanout of a node have their standard meaning, and max-fanout(N) is the maximum fanout value for any node x in N. There are no combinational cycles (allowed.
To describe a netlist, N, we need to formalize a number of terms. Otherwise N has at least 2 levels, and at least one node at each level.
Under the restrictions mentioned previously (no combinational cycles or bidirectional I/Os and a single global clock), both level(x) and delay(x) are well-defined. We can now outline a mechanism to decompose or partition a netlist into two or more parts. Given N and a bipartition X and Y of the nodes of N, create two graphs N, and N, induced Iby the partition. For every edge e=(x,!y) where x is in N, and y is in N,, create a new primary input x' in Ny for x, and a new primary output y' in N, for y (and similarly for edges from Y to X). The netlist graphs X and Y are now disjoint, yet by identifying or gluing the appropriate nodes b,x'} and (y,j/} together 'we can re-create N.
Definition 2.8 Under the process just described for an ed,ge e=(x,y), define additional nodes f to be a ghost input (GI) in N, and y' to be a ghost output (GO) in N, . Define delay(d) to be that of delay(x) and delay($) to be that of delay()/), supplementing the previous definic.ions with that of the n8ew node-types GI and GO. One obvious decomposition of a graph is into levels, whereby each flip-flop or back-edge induces, a ghost input in one level and a ghost output in another. It is this usage that we will use to define the complete signature of a sequential netlist. We will call this ]process the sequential decomposition of a netlist N into its levelinetlists NO, NI, etc.
For a netlist, we use the scalar parameters nPI, nPO, etc. to denote the number of nodes of the corresponding node-type.
Definition 2.9
The signature of a level-netlist N, is composed of {i, n, nP1, nPO, L O G , nDFF, nPO, nG1, nGO, delay@,), netlist N is defined by the collective signatures of its sequential decompotsition. For an exact specification the scalar parameters are redundant given the vector parameters in the signature but are part of the signature for clarity.
Given the concept of a signature of a netlist, we can now formally define equivalence classes ohetlists.
Definition 2.10. Two netlists are (equivalent if they have the same signature. Given the set of all netlists of any size, we can then induce a mathematical equivalence class to properly partition all netlists into equivalence classes under signatures.
Definition 2.11. Given a set of circuits generated to have the same signature as a given input circuit, we refer to the original circuit as the seed circuit, and tlhe other members of the equivalence class asclone circuits.
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GENERATING CLONE CIRCUITS
In previous work we introduced an algorithm for generating a circuit from a set of restrictions, and implemented this algorithm in a tool called GEN. A companion tool, CIRC, can be used to extract the signature from an input netlist. An example of a circuit signature, produced by CIRC, is shown in Figure 1 . The two sub-circuits and L1 represent the sequential decomposition of the input circuit. / * C I R C 3.2, compiled Jan 6,1999. * / X = { name="example"; nGI=O; nGO=O; ~1 = (@.comb-circ) { exact=l; name= " L1" ; n=l7 7 ; kin=4 ; nPI=177; nLatch=O; level=l; delay=O; nBot=177; shape=(177,0); nGI=O; GIshape=(O,O); nGO=212; GOshape=(212,0); nPO=Ol POshape=(O,O); nEdges=O; edges=(O,O); outs=(177,0); max-out=O; nZeros=177; 1 ; LO = (@.comb-circ) { exact=l; name="LO"; n=998; kin=4; nPI=123; nLatch=177; level=O; delay=92; nBot=l; shape= (123,36,18,10,5,2,3,2,2,3,9,7, 5.4.4,6,8,4,5,4,7,6,6,6,7,8,9,10.6.8, 6,10,10,8,9,9,15,19,21,24,17,15,13,8, 11,29,41,34,30,29,30,35,34,30,22,14,13, 9.10,9,5,4,4,3,2,2,1,1,1,2,1,1,1,2,3,4, 3.2,6,7,5,9.8,5,4,3,3 ,2,2,2,1.1,1); 2,1,1.2. 1.3,1,0,6,11,6,7,9,9,6,8.8,6.7.8, 5,10,2,5,5,2,2,4,4,7,6, nGI=212; GIshape=(3,4,2,4,4,0,2,2,1,2,3,2, nEdges=2380; edges= (0,1013,220,138,96,74,70, 69,43,33,36,32,46,16,20,10,24,22,18,14,8, 8,14,7,7,9,11,11,7,7,17,15,13,3,11,4,9, 14,11,4,7,8,9,10,7,4,3,5,5,7,9,12,2,2,2, 4,3,14,11,5,5,4,1,1,0,0,0,0,1,0,0,1,1,4,2, 4,2,1,2,3,2,14,14,2,0,1,0,0,1,0,1,0,0~; outs=(87,505,145,64,56,32,32,25,10,16,4,4,4, 4,1,2.1,2,2,0,0,0,0,0,0,0,0,0.0,0,0,0,0,0,0, o,l,o,o,o,o,o,o,o,o,o,o,o,o,o,o.o,o,o,o,o,o, o,o,o,o,o,o,o,o,o,o,o.o,o,o,o,l); max_out=69; nZeros=87;
;
glue= (LO, L1) ;
I ;
output (circuit (X) ) ; Figure 1 . Example GEN clone signature extracted from a 2-level circuit from Altera Corp.
The syntax of the specification language is more complicated than might be expected because the tool is able to deal with much more general specifications in the case where the signature is produced manually. For example, the shape function can be specified as (10,100,lO) even though the delay is 25; the tool will heuristically expand the shape to its full length. Also, the tool has default distribution functions for the different parameters in the case where the parameterization is under-specified.
GEN signatures do not have to come with an exact specification. The only required parameter is the number of nodes in the netlist. However, a minimal realistic specification, such as shown in Figure 2 , would usually provide more. Here we request a 2000 node sequential circuit with 128 inputs and 85 outputs. The resulting circuit is a 2-level sequential circuit
represented by a netlist graph on 1000 nodes (128 PI and 1872 LUT), with 85 PO and 402 DFF (not counted in 71"). We note that one could then extract a signature from the circuit X and generate a set of equivalent circuits to X without ever having an actual seed circuit.
name="x"; nPI=128; nPO=85; n=1000; nLatch=300; delay=25;
;
output(circuit(X) 1 ; Figure 2 . Example of a manually specified GEN signature.
Because we want to generate multiple circuits from a given specification the parts of the algorithm which choose the actual connectivity and which fill-in missing parameters are randomized. GEN can be parameterized with a command-line option for the random seed, which is then associated with that circuit. If no seed is specified, the random-number generator will use the clock and be different on each invocation.
Variation from the input specification.
The extraction of a signature from a netlist is deterministic. However, the algorithm for generating a new circuit from a given signature is heuristic and requires randomization in order to generate a different equivalent circuit on each invocation. As a result, GEN is allowed to output circuits which are "close" to the input signature in order to determine a feasible solution.
"Close" means that GEN is permitted to introduce small variations in the signature as part of its heuristics. If tolerances in the software are exceeded GEN will fail to produce a circuit rather than producing a circuit which fails to meet the signature specified. In the 800 clones generated for the experiment, this occurred 8 times. The number of edges was modified in almost every circuit, but on average by less than 1%. The most significant changes are in moving nodes between adjacent levels or promoting a fanout-5 node to a fanout-6 node correspondingly reducing a different fanout-4 node to a fanout-3 node to conserve the overall number of edges and allow connectivity to work properly. This, again, occurs in almost every circuit, but analysis of the log-files produced by GEN show that fewer than 10% of nodes are ever effected which is reasonable.
In the case of user-specified circuits, it is more difficult for the tool to effectively come up with a valid circuit. This is not a
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problem for simple specifications such as the one in Figure 2 , but as the specification is further and further consl.rained there is more onus on the user to choose parameters which are compatible. It is possible to generate glued circuits with multiple different components manually, but the user has to match the GI and GO distributions carefully to ensure that the circuit is "glueable". In future versions of GEN we hope to have a better solution to the issue of conflicting parameters so that we can do multi-level and hierarchical gluing without help from the user.
CONCLUSIONS
In this paper we have formally defined equivalenlce classes of clone circuits, and shown how the tools CIRC and IGEN can be used to generate circuits which are equivalent to a given seed circuit.
Using the cloning mechanism we can generate a large number of benchmark circuits from a given seed circuit and effect better and more statistically significant tests than would be possible with just one benchmark. Because GEN can also create a circuit from scratch, this mechanism 11s not limited to the density range of current benchmark circuits. However, we point out that the validity of circuits diminishes as the number of no(des increases -we will address this further iin the companion paper when we discuss methodology and applications.
CIRC and GEN are available under public-domaim license via the website http://www.eecg.toronto.edu/-jayar.
